Advanced search

Normal view MARC view ISBD view

INTRODUCTORY VHDL : FROM SIMULATION TO SYNTHESIS SUDHAKAR YALAMANCHILI

By: SUDHAKAR YALAMANCHILI [Author]Material type: Text

Text

TextPublication details: PEARSON EDUCATION Subject(s): Electronics | FROM SIMULATION TO SYNTHESIS

Tags from this library: No tags from this library for this title. Log in to add tags.

Average rating: 0.0 (0 votes)

Holdings ( 1 )
Comments ( 0 )

Holdings
Item type	Current library	Call number	Status	Date due	Barcode
Reference	AVIT Central Library		Not for loan		7400

There are no comments on this title.

to post a comment.

Print
Add to your cart (remove)
Save record
BIBTEX Dublin Core MARCXML MARC (non-Unicode/MARC-8) MARC (Unicode/UTF-8) MARC (Unicode/UTF-8, Standard) MODS (XML) RIS ISBD
More searches

Search for this title in:
Other Libraries (WorldCat) Other Databases (Google Scholar) Online Stores (Bookfinder.com) Open Library (openlibrary.org)